SURE2010: VLSI Architecture and Implementation of High Performance Error Correction...

From: Electrical and Computer Engineering at Michigan

Added: 16 years ago · 7:36 · 480p

VLSI Architecture and Implementation of High Performance Error Correction Non-Binary LDPC Decoder Advances in VLSI ...